| Simulink HDL Coder | ![]() |
www.kxcad.net Home > CAE Software Index > MATLAB Index >
| On this page… |
|---|
Block implementation parameters let you control details of the code generated for specific block implementations. Block implementation parameters are passed to forEach or forAll calls (see forEach) as cell arrays of property/value pairs of the form
{'PropertyName', value}Property names are strings. The data type of a property value is specific to the property. This section describes the syntax of each block implementation parameter, and how the parameter affects generated code.
OutputPipeline lets you specify a pipelined implementation for selected blocks. The parameter value specifies the number of pipeline stages ( pipeline depth) in the generated code.
Syntax:
{'OutputPipeline', nStages}wherenStages >= 0.
The following forEach call specifies a pipeline depth of two stages for all Sum blocks in the model:
config.forEach('*',...
'built-in/Sum', {},...
'hdldefaults.SumLinearHDLEmission', {'OutputPipeline', 2});
Some block implementation parameters let you customize features of an interface generated for the following block types:
simulink/Ports & Subsystems/Model
built-in/Subsystem
lfilinklib/HDL Cosimulation
modelsimlib/HDL Cosimulation
For example, you can specify generation of a black box interface for a subsystem, and pass parameters that specify the generation and naming of clock, reset, and other ports in HDL code. For more information about interface generation parameters, see Customizing the Generated Interface.
| Summary of Block Implementations | Restrictions on Use of Blocks in the Test Bench | ![]() |
© 1984-2007 The MathWorks, Inc. Terms of Use Patents Trademarks Acknowledgments