Rebuild current hard file and download to device

www.kxcad.net Home > Electronic Index > Altium(Protel) Index


Your Ad Here

Availability Devices
(Menu) : Hard Devices » Rebuild Bit File and Download
(Shortcut) : F10

Description This command is used to run the Process Flow for the currently focused physical device, in the Hard Devices chain of the Devices view. The Flow will execute in order to obtain the required FPGA programming file, which is subsequently used to program the device.

Use This command is only available when the Devices view is configured to be 'Live'. To enter this mode, ensure that the Live option in the Devices view is enabled.

Also, ensure that the FPGA device that you wish to program currently has the focus in the Hard Devices chain of the view. A device on the chain is given the focus simply by clicking on its corresponding icon in the chain.

After launching the command, the Process Flow for the device will be run. The FPGA programming file obtained after running the Vendor Place and Route tools (Build stage) will be used to program the physical device with the design (Program FPGA stage).

Running this command will execute the Compile, Synthesis, Build and Program FPGA stages of the Process Flow, completely, irrespective of the state of the Ignore FPGA source and Ignore software options (in the Devices view). The command is therefore performing a forced compile, no matter if a stage in the Flow is currently up to date or not.

Notes Process reports and setup options for a stage can be accessed (where available) by expanding the drop-down for that stage of the Process Flow.

The Messages panel will give summary information for each stage in the Process Flow. For more detailed information relating to the progress of the vendor tools, use the Output panel.

All generated output files - including the FPGA programming file used to program the device - are stored in a folder with the same name as the configuration used for the associated project. This folder is located in accordance with the output path defined in the Options tab of the Options for Project dialog

For further information regarding the various stages of the Build process, refer to the applicable FPGA Vendor documentation.

Process FpgaFlow:FlowAction

Parameters Action=RebuildHardDeviceFileAndDownload

Links Compile all hard device files
Compile all hard files and download to devices
Compile current hard device file
Download all existing files to hard devices
Download existing file to hard device
Rebuild all hard device files
Rebuild all hard files and download to devices
Rebuild current hard device file
Stop the current process flow actions

Your Ad Here